|
|
发表于 2023-6-28 11:11:32
|
显示全部楼层
This application note is intended to provide recommendations concerning incorporation of circuit
2 f9 d, A2 c# ]protection devices and PCB layout guidelines to enhance an application's immunity in electrically noisy5 c( B0 ]4 }. p7 v5 f3 a; V
environments and survivability of EMI, EMC, EFT, and ESD events as described in the International$ l9 F& ]1 b& m' A! Q: C
Electrotechnical Commission (IEC) standards: IEC 61000-4-2, IEC 61000-4-4, and IEC 61000-4-5.9 f5 \7 C+ h) Z/ y0 h+ `7 K6 e( q
We will begin with:7 r$ M; C* t; c) n* ?0 k
1. A brief review of EMI, EFT, and ESD specifications.( |! s3 X+ E) f- n/ g# i, Y
2. Key ESD protection device specifications definitions.
; l$ u' N9 m) k6 {6 t3. A quick summary of EMI, EFT, and ESD protection strategies.
, c! y" C( M% }4. Capacitor filter selection and characteristics. R8 d5 ~/ D5 L# n* a* A/ G
5. PCB Hardware design best practices and layout considerations checklists:- \2 }, K; I6 \$ ?
– Standard PCB design/layout practices
2 M) |- \; G7 G3 o* T4 ^6 `+ Q– Special Ethernet layout considerations+ U V* k, m* m7 T$ B
– Special DDR Layout considerations
1 W6 G# u! ], C1 N' \( ?6. Software protection techniques.* Q# a1 A& t! {1 P! z# {1 h% E
7. Microcontroller reference circuit schematics with protection examples:
" `1 u+ k* E" s– RS-232- u( A% A/ d# L( N% p, k
– USB
2 t' @2 ^: ~6 n& [6 A) _1 p– CAN FD and LIN
3 j. J, H" f% z+ ^5 y– Ethernet l7 P) ^; b2 c4 T5 R: w
– Audio and mechanical switches
, e2 \6 ?" N8 c. E# t– LCD( p& b2 J. E, c
– Power supplies" O( Q8 K( F- m8 h! [) Q
– Reset and ICSP programming interface! K+ W& ]0 O( a" E& n& e3 }
– SD memory card
7 M5 Q1 G* q; l' J* F$ R– I2C
0 S, w; G/ ^2 `Reference Designs Note:! Q3 z+ N/ i; w! X
Cost pressure is a constant consideration in any design. All of the circuit components in support of the
* p5 f) H7 ^0 X; w( B- DCPU were selected based on the lowest cost and availability, which met the threat protection% o, Y7 Q ^0 ]% R9 O
requirements. A user should carefully consider any substitutions. It is also highly recommended that the
9 D: L3 J3 l8 B8 l6 C3 j& i6 Nuser consider designing in the protection elements in their layout, and then depopulate with zero ohm
/ m9 O6 y2 ]5 @+ Dresistors as they think necessary, based on ESD, EMI, and EFT prototype board testing. This will save6 |5 g; ?1 c+ {* n" w! G8 d
significant board redesign time to market in the final product. |
|
电子产业一站式赋能平台
[复制链接]
窥视卡
