|
软件是ISE14.7,芯片是XC3S50# W" b% _- v s
ChipScope生成cdc文件的时候都没有问题5 O0 |9 d) P% I- N; B
. x7 S$ T b8 [1 F/ {
但是在加载bit文件的时候出现如下错误:8 |; z v7 z3 g }
. X7 F5 M# Q2 V6 D& V' I. F% S& SCOMMAND: open_cable
4 c& b+ u) f. I4 b$ h2 IINFO: Started ChipScope host (localhost:50001)4 @: P3 b5 ~. c( E8 R: j
INFO: Successfully opened connection to server: localhost:50001 (localhost/127.0.0.1)+ n5 _3 H T& t
INFO: Trying to open Xilinx Platform USB Cable on port USB28 d( i' q( f6 Z2 C
INFO: Successfully opened Xilinx Platform USB Cable* u u6 P+ }5 n' G* ]
INFO: Cable: Platform Cable USB II, Port: USB21, Speed: 3 MHz
( |# i# Q; }5 l6 ^INFO: Found 0 Core Units in the JTAG device Chain.7 r$ E) e( c8 l# S
INFO: If cores were expected to be found, see Answer Record 19337.
! w! j3 z2 y0 C5 QCOMMAND: configure 1 "D:\FPGA\Timing_chipscope\main.bit" 0 import_inserter_cdc "D:\FPGA\Timing_chipscope\" "chipscopewave.cdc" doAuto" a$ e( |9 J* w C
ERROR: Configuration failed.5 ~! |. z& {. K: ?
INFO: DEV:1 MyDevice1 (XC3S50) is not configured7 o, q( D- G' ^5 k. A
COMMAND: import_inserter_cdc "D:\FPGA\Timing_chipscope\" "chipscopewave.cdc" 1 DoAuto, P: p( ~8 m4 Z8 Y3 ]
1 r$ T0 |; s% e% ?& ~9 yps:下载线是正常的,试过了没问题/ ~# }) @' m3 c2 E) E. N; n
请问是什么原因?
4 B1 w# l* T" c该如何解决?
* w$ k b& i0 `" y7 V' \# m谢谢!, B! X& h3 v F0 X
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?立即注册
x
|