|
Loading... E:\allegroXUEXI20210218\ALLEGROLIANXI20210216\SCH\ZHONGJIBAN\allegro/pstchip.dat( s z: N- p2 H
8 m0 M C1 _8 ^6 L
Loading... E:\ALLEGROXUEXI20210218\ALLEGROLIANXI20210216\SCH\ZHONGJIBAN\allegro/pstchip.dat
m( V( v6 X% }5 C6 ~- J5 D2 ^* ^, g5 S0 i* h k
Loading... E:\ALLEGROXUEXI20210218\ALLEGROLIANXI20210216\SCH\ZHONGJIBAN\allegro/pstxprt.dat
/ \3 M2 k/ h2 d; {" M# c& U#77 ERROR(SPCODD-77): Could not open file E:\ALLEGROXUEXI20210218\ALLEGROLIANXI20210216\SCH\ZHONGJIBAN\allegro/pstxprt.dat.
& r0 E/ ^' _: P. R6 uYou might be trying to reuse a design with an inaccessible state file. To reuse a design, ensure that the design being reused is treated as a subdesign and the subdesign state file is accessible and readable. To create the subdesign state file, use the GEN_SUBDESIGN directive.7 x! Q/ \! U0 R$ u) I% Z+ p! R
ERROR(SPCODD-382): Error at line 1 in file E:\ALLEGROXUEXI20210218\ALLEGROLIANXI20210216\SCH\ZHONGJIBAN\allegro/pstxprt.dat. Error loading the parts list file
5 U+ p1 p5 W4 P4 h7 ]& d/ q* ^. j6 U* X
#292 ERROR(ORCAP-36026): Unable to read logical netlist data.( p' m7 O$ Q- c- k+ H) e
% O& f4 @% e1 |) _; a
' v+ f& B* z: _6 Z
orcad在导网表时出现打不开pstxprt.dat文件,在Allegro文件下不能找到该文件,不知道为什么没有生成,恳请大佬帮助一下。
~' O( Z" {. G9 r- ?7 {7 k6 E
0 r6 f7 Q! a; n+ i" } |
|