|
Fixed CCRs: SPB 17.2 HF022
1 @) A5 v" d1 `8 | G* c06-16-2017 o1 T; \5 U5 L: N2 Z! B
1 A( [1 m6 j- j( f========================================================================================================================================================
4 W9 `6 y. W/ d* ?& p6 E9 FCCRID Product ProductLevel2 Title% k0 a9 ~. B+ ]" p6 B, w% l8 L5 E0 z/ y; t2 t
========================================================================================================================================================9 [5 Y+ x, m: |1 h) L2 Z. e, s4 W- |9 r6 [( ^4 V5 d3 L
1755789 ADW DBEDITOR Checking in HSS Block returns 'Failed to create archive'
# n/ ^/ j6 _7 e2 |' h! u7 C1731459 ADW FLOW_MGR Cannot open LRM from Flow Manager2 D, w* b% E. B1 w" X& h2 s$ i6 |: p! e6 Z) \, f Y$ U' I- K: [
1731460 ADW FLOW_MGR Cannot open LRM from Flow Manager$ y3 s8 k! S- l ^
1744081 ADW FLOW_MGR Error regarding configuration file when trying to open Workflow Manager
9 C7 o9 t8 T! g3 [1756727 ADW LIBIMPORT EDM Library Import fails with java exceptions when merging classifications* p8 \$ i# V/ v/ p! C' v* R
1743763 ADW SRM Find filter is grayed out when allegro PCB Editor is opened from EDM Flow Manager
$ b Q3 H6 g6 Y9 M1748399 ALLEGRO_EDITOR DATABASE In release 17.2-2016, end caps not visible for certain clines in PCB Editor0 |7 \2 O: | T# c0 X
: h, i* e# x) g) e- ]- C1748522 ALLEGRO_EDITOR INTERACTIV A component mirrored using the 'funckey' command jumps to (0,0) position when the 'move' command is used on it% G: i) o* ]: q% B$ Z( ?# B7 k( [& \
1734983 ALLEGRO_EDITOR INTERFACES Secondary step model does not stay mapped after drawing is reopened5 T! }) t/ ^. @; Z4 e H" Z* X
1753704 ALLEGRO_EDITOR REFRESH Refreshing symbols crashes PCB Editor0 z( R3 a, f2 g
, X% I# S. s0 K9 g1493721 ALLEGRO_EDITOR SHAPE Voids on negative planes are not adhering to constraints; Q0 m7 c; d3 q
1711242 ALLEGRO_EDITOR SHAPE Route keep out leads to partly unfilled shapes with gaps* W' E' Z2 c6 K3 W) J1 [, h% m& h/ w3 p# X" W
1726865 ALLEGRO_EDITOR UI_GENERAL Pop-up Mirror command does not mirror at cursor position: V' }! V: o6 c3 B8 b* k
2 a- p0 p3 Y$ Y6 \- v1752987 ALLEGRO_EDITOR UI_GENERAL axlUIViewFileCreate zoom to xy location not working while in user created form. v( l' B; g# r! g
1755638 ALLEGRO_EDITOR UI_GENERAL In release 17.2-2016, zoom operations using mouse button not working when axlShellPost() is run& d2 C; C: o- E* e, w0 e. c7 `
1719792 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox Z-DRC hangs or crashes PCB Editor
$ s% R) a$ b7 O6 c9 q& w Z1624869 ALTM_TRANSLATOR CAPTURE A structure file is required to translate a third-party schematic to orcad Capture5 h) N& {5 y# @
" D$ P6 S2 y" H# K3 c1 k% S1707416 ALTM_TRANSLATOR CAPTURE Missing components and pins in the OrCAD Capture schematic translated from a third-party tool7 e; o1 P+ Z: x0 H [1 c* I& T
1708825 ALTM_TRANSLATOR CAPTURE The third-party translator fails to translate the schematic+ C9 ]1 Y, w4 s
; x! { z! v9 o4 V8 i% W0 I1719200 ALTM_TRANSLATOR CAPTURE The third-party translator fails to translate all the pages of a schematic. g: P; P) U6 B# l R# @ o
1546070 ALTM_TRANSLATOR CORE Third-party to DE-HDL schematic translation fails4 B1 C. ] f# |, ~) R8 P0 W# v2 _% p' p" \, G: }
1700508 ALTM_TRANSLATOR CORE Third-party PCB translator does not work in release 17.2-2016
2 u* E2 T1 B o1 u- C1699340 ALTM_TRANSLATOR DE_HDL Unable to import third-party schematic into DE-HDL using Import menu in PCB Editor
& R q6 n7 G$ g2 h' O8 \( T# z1630379 ALTM_TRANSLATOR PCB_EDITOR Third-party translator is not importing clines and vias+ M6 w# P. r% o4 N/ h; ^3 ?; \+ f! W$ \7 P7 ?
1708615 ALTM_TRANSLATOR PCB_EDITOR All items of third-party PCB not imported in release 17.2-20165 K; p5 P) [( l; r* |: ~6 ^: ^
2 c, p" X' R2 L( M1758296 APD DXF_IF DXF OUT: Rounded rectangle pads mirrored incorrectly
0 L; i) K u% A* G2 c1756040 APD IMPORT_DATA The 'die text in' command ignores values after the decimal point; p3 O7 w) ~/ K# ^; u7 ^- D* _- H6 t" X# S7 [7 z
1727206 APD SHAPE Merging two shapes results in an incorrect shape. b7 j$ \$ h; f0 e+ r+ k0 a5 a' B
# J$ F* r8 D( ^5 Z1753682 CONCEPT_HDL CONSTRAINT_MG Constraint Manager stops responding while cross probing DE-HDL" r& w) Z" F, C
1721334 CONCEPT_HDL CORE dsreportgen not able to resolve gated part on schematic7 } n3 |+ Z1 W# } P
1747559 CONCEPT_HDL CORE Copying a logic symbol without a part table entry results in ERROR(SPCODD-53)9 P' k2 i6 F, w) N% Y' b4 H; j
4 Z! |8 d4 H2 O1749644 CONCEPT_HDL CORE In release 17.2-2016 Hotfix 019, 'align components' is not working on Windows 8 and DE-HDL crashes
" S* i/ I, G$ l& U* k1746910 CONCEPT_HDL GLOBALCHANGE Global Component Change unable to identify part data when using schematic pick option) g1 d% F: {9 T; v# V; J; p/ F9 ~" x6 @7 k( w' d; a
1743572 FLOWS PROJMGR Project Manager displays incorrect values in Project Setting1 _1 M4 m; C, x: }1 X& g! H. ]* d; q+ r) l8 x M& ?& E
1724124 FSP DESIGN_EXPLOR Provide TCL command to filter design connectivity window) c! K1 Y' J3 Z1 C* \/ `, d2 y! G G! O5 {
1719105 FSP GUI Tabular sorting not working in FPGA System Planner& V& P' r. F; d5 m7 t8 V4 e' J
1755750 PCB_LIBRARIAN GRAPHICAL_EDI In release 17.2-2016, unable to delete _N pins in PDV Symbol Editor
5 C1 W2 D0 i; n1722993 PCB_LIBRARIAN IMPORT_CSV Part Developer crashes while importing part information stored in a .csv file# V, A b0 p% h7 A p; ?! B& E" L$ P# w x
1758856 SIP_layout 3D_VIEWER Correct the spelling error in the 3D Viewer Design Configuration window' m. x) g8 u0 Z; B) B* g$ {
$ ]; s* W& b% m! ^1755179 SIP_LAYOUT ARTWORK PCB Editor crashes when creating Gerber files# \8 x4 c0 g- o7 q& O
$ d& d+ k! q3 R) E/ {0 Q, J+ s1743511 SIP_LAYOUT MANUFACTURING Package Design Integrity shows non-redundant padstacks in the Redundant Padstacks check1 w$ m$ j8 p6 g5 ^" c: n# B/ I" a
/ n4 ~6 U7 C! ]2 P- r7 w k" n9 e
+ a; E! b6 P; c# G- g* }! z链接:http://pan.baidu.com/s/1dFw4emH 密码:smbg |
|